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Currently, miniaturized and high-performance microwave circuits are in great demand 
for many wireless or RF applications in order to reduce the system cost. Moreover, 
microwave devices based on planar microstrip structure can offer many benefits over 
the other types of transmission line such as strip-line and waveguide, as they can 
easily be integrated with other planar circuits and provide a low-cost, large volume 
production with increased reliability. 
Wilkinson power divider is one of the major passive devices used in radio frequency 
(RF) and microwave front-end design due to its simplicity and hi曲 degree of 
isolation between the two output ports. It has a wide range of applications such as the 
feeding network for an antenna array and the power splitting/combining networks for 
amplifier modules. The major drawback of the conventional Wilkinson power divider 
is the presence of spurious response, due to the adoption of simple quarter-wavelength 
transmission lines. This affects the performance of the system drastically, especially 
in wireless applications. In the past, the suppression of harmonic bands is usually 
attained by adding separate filter modules. 
In the last decade, this problem has been partially overcome by using defected ground 
structure (DGS) or electromagnetic bandgap (EBG) cells for the suppression of one or 
two harmonic frequency bands. Unfortunately, these circuits usually require either 
backside etching or additional lumped reactive element, which is undesirable for low-
cost and mass production environment: Moreover, explicit design formulas are often 
not available and the desired responses are mainly obtained by computer optimization. 
In this research, new designs of two-way and three-way power dividers with enhanced 
spurious suppression have been developed and demonstrated. The proposed structures 
require no DGS or reactive elements, and feature low loss, readily available closed 
form solutions, flexible layout, enlarged suppression bandwidth, and compact size. 
For the purpose of verification, all designs have been fabricated using microstrip, 
characterized and compared with simulation results. These devices offer both power 
dividing capability and multi-harmonic rejection in a single design. As a result, low 
cost, miniaturized RF front-end may easily be implemented by the adoption of these 
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Chapter 1: Introduction 
1.1 Research Motivation and Objective 
This is a High Technology Era. Electronic devices are widely used in the community. 
Mobile communication devices such as portable computers and mobile phones are 
closely related to our daily life. The quality of electronic products increases with 
advances in technology. For instant, the mobile phone, from the first to the third 
generation, has a general decrease in its size and weight. Faster, lighter and cheaper 
will be the trends of electronic products. Devices with multiple functions are expected 
to gain even more attention in research and development. This highlights the 
motivation behind this work. 
Power dividers and combiners are frequently adopted in various microwave 
applications such as the feeding network for an antenna array, the signal 
splitting/combining networks for power amplifying stage, mixers and frequency 
multipliers. It is made available both in the form of lumped-element and distributed 
structures. However, the major drawback of the conventional Wilkinson power 
divider is the presence of spurious response due to the adoption of quarter-wavelength 
transmission lines. If the power divider or combiner structure is able to suppress the 
unwanted harmonics, a separate harmonic rejection filter will then be eliminated from 
the microwave circuit and a compact RF-system could be implemented. 
In the past, this problem has been partially overcome [1-8] by using Defected Ground 
Structure (DGS) or Electromagnetic Band-Gap (EBG) cells, for the suppression of 
one or two harmonic frequency bands. Unfortunately, these circuits usually require 
either backside etching or additional lumped reactive element, which is undesirable 
for low-cost and mass production environment. Moreover, explicit design formulas 
are often not available and the desired responses are mainly obtained by computer 
optimization [4-8]. In [1-3], modified Wilkinson divider structures based upon either 
shunt stub or extended line were demonstrated for third-harmonic suppression. 
Moreover, these topologies only offer harmonic suppression with equal output power 
and no more than two output ports. The main objective of this work is to propose new 
types of power divider with multi-functions including unequal power division, multi-





1.2 Original Contribution 
This thesis presents four new and original power divider topologies with distinctive 
features. These include: 
1) 2-way Power Divider Design with Spurious Suppression and Impedance 
Transformation 
> Compact size, simple structure and flexible layout 
> Low insertion loss 
> Enhanced stop-band attenuation (>30 dB) 
> Impedance transformation 
2) 2-way Power Divider Design with Extended Spurious Suppression 
> Simple structure, flexible layout and compact size 
> Moderate line impedance (30 Q - 90 Q) 
> Large fundamental bandwidth (almost 25%) 
> Wide spurious suppression bandwidth (over an octave) 
> Low insertion loss 
3) 2-way Unequal Power Divider Design with Dual-harmonic Rejection 
> Simple structure, compact size and flexible layout 
> Power dividing ratio up to 4:1 
> Stop-band attenuation (15 dB) 
> Low insertion loss 
4) 3-way Power Divider Design with Multi-harmonic Rej ection 
> Simple, compact structure and flexible layout 
> Multiple outputs with equal power ratio 
> Large fundamental bandwidth (almost 30%) 
> Enhanced spurious attenuation (> 20 dB) over an octave frequency range 
> Low insertion loss 
2 
1.3 Overview of the Thesis Organization 
This thesis focuses on the work of advanced microwave power divider designs with 
harmonic suppression. It is divided into eight chapters. 
The first chapter begins with a brief introduction of the research motivation and 
objective, followed by a list of original designs, an overview of this thesis, and 
concludes with a statement of the necessary assumptions and limitations for later 
study. 
Chapter 2 briefly describes the fundamentals of power dividers such as operating 
principles, method of analyses, and practical limitations. 
Chapter 3 reviews and compares different design approaches of conventional power 
dividers. 
Chapter 4 describes a new 2-way power divider design with spurious suppression and 
impedance transformation. Design equations are derived. Electromagnetic (EM) 
simulations were carried out to tackle the effects of junction discontinuities. Two 
prototypes of power divider were fabricated and measured. 
Chapter 5 presents another 2-way power divider design with extended spurious 
suppression. This design offers enhanced spurious attenuation (> 25 dB) over an 
octave frequency range with the presence of three controllable transmission zeros. 
Design equations are derived and verified by circuit simulation, and experimental 
results. 
Chapter 6 discusses the design of 2-way unequal power divider with dual-harmonic 
rejection. Closed-form design expressions are given for the evaluation of circuit 
parameters. Trade-off between the line impedances and spurious response is studied. 
Both simulation and measurement results are presented. 
Chapter 7 gives the design of 3-way power divider with multi-harmonic rejection. The 
number of circuit parameters to be optimized is largely reduced by analytical 
formulation. This design offers wide fundamental bandwidth, low insertion loss and 
broad upper stop-band. 
Chapter 8 outlines the pros and cons of the proposed power divider designs. It leads to 
suggestions for future work and a conclusion of the whole thesis. 
3 
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1.4 Research Approach, Assumptions and Limitations 
This project focuses on the design and implementation of microwave power divider 
with spurious suppression. It aims at the rigorous formulation and analysis based on 
transmission line theory, which is carefully verified with ADS circuit models and 
Electromagnetic (EM) Simulation. Each design is prototyped, characterised and 
compared with EM simulations. 
Designs are implemented on microstrip lines for low-cost, ease of fabrication and 
compatibility. Duroid substrate with dielectric constant of 3.38 and thickness of 0.813 
mm is employed for prototyping. Two to three samples are fabricated for each design 
with line impedances lying between 20 Q to 100 All the designs are realized by 
distributed elements, except isolation resistors in power dividers. No reactive 
components or backside etching are needed. 
All design equations are formulated based on the assumption of lossless transmission 
line theory. Even-odd mode analysis is applied for the purpose of circuit analysis. The 
non-ideal effect of the resistors has been probed through simulations in Advanced 
Design Systems (ADS) with manufacturer models. Capacitive and inductive effects 
associated with junction discontinuities are thoroughly studied by commercially 
available EM tools. Demonstrations illustrate that the assumptions have been 
reasonably precise for the technology used. 
4 
Chapter 2 ： Power Divider Design 
Fundamentals 
This chapter describes the fundamental theories of power divider that are necessary 
for the analysis, design and understanding of the later chapters. Topics such as 
Wilkinson power divider, N-way power divider and divider with unequal power split 
will be covered in this chapter. 
2.1 Power Divider Basics 
Power dividers are passive microwave components used for power division or power 
combining, as illustrated in Figure 2.1. In power division application, an input signal 
is divided by the coupler into two (or more) signals. Power dividers are often of the 
equal-division (3 dB) type, but unequal power division ratios are also possible. It is 
also required that all ports are well matched and the output ports are highly isolated. 
” p = p “ " " ” I p 
Power Divider 1 2 3 Power Divider 2 
p i — ^ 
1 or Combiner or Combiner , p 
\P,={l-a)P, 1 3 
(a) (b) 
Figure 2.1 Power division and combination: (a) Power division, (b) Power combination 
Two-way Power divider is either a three-port or a four-port component. Three-port 
networks take the form of T-junctions like Wilkinson power dividers, while four-port 
networks take the form of directional couplers and hybrids. 
Different types of couplers and power dividers were invented and developed at the 
MIT Radiation Laboratory in the 1940s, mainly for the non-planar designs like E- and 
H-plane waveguide tee junctions, the waveguide magic-T, and various types of 
couplers and dividers using coaxial probes. In the mid-1950s to the 1960s, many of 
these couplers and dividers were redesigned using planar structure including stripline 
and microstrip technologies. 
The earliest three port power divider known was developed by Wilkinson [9] in 1960. 
He presented a circularly symmetric power divider which splits a signal into N signals 
with equal magnitude and phase. When N = 2，this is known as the most conventional 
5 
single-band 3-dB power divider. In 1965, Parad and Moynihan [10] described a power 
divider that provides two in-phase isolated outputs with arbitrary signal division. 
Further studies were conducted to improve its bandwidth in the following years [11, 
12]. 
A few years later, Cohn [13] introduced a type of broad-band three-port power 
dividers which provide perfect isolation between the two output ports and good 
matching in all ports. It consists of multi-section of transmission line pairs and 
interconnecting resistors. This paper, published in 1968，suggested that infinite 
bandwidth can be obtained when the number of sections and resistors is increased 
without limit. Ekinge [14] improved Cohn's design from the aspects of electrical 
length and arbitrary power split in 1971. 
Multi-way power divider with equi-amplitude equi-phase was first designed by 
Wilkinson [9] in 1960. In subsequent years, [15-18] radial, fork, multi-section or 
multi-layer topologies were developed for enhanced bandwidth and reduced circuit 
complexity. 
2.2 Wilkinson Power Divider 
Before 1960，T-junctions and circular symmetric dividers were commonly used to 
provide multiple outputs with equal signal magnitude and phase. However, perfect 
isolation and port matching were not attainable by those configurations. Wilkinson is 
the first one to introduce a design (any number of outputs) with ideal return loss and 
port isolation. For simplicity, a 2-way power divider (3dB) is illustrated. 
_ P o r t 2 
— • 
P o r t l < i 
一 I ' 
Z ， ” 4 > p o 付 3 
9 
Figure 2.2 Schematic of Wilkinson power divider 
Figure 2.2 shows the schematic of a Wilkinson power divider with equal output power. 
The even-odd mode formulation was introduced by Reed and Wheeler [19] in 1956， 
which is helpful in analysing symmetrical network. For analysis purposes, in phase 
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signals with equal amplitude are applied to port 2 and 3. The voltage difference 
between the upper and lower transmission lines is zero. No power is dissipated in the 
resistors. The circuit is split into two identical halves (Figure 2.3). The load at the 
input port is replaced by 2Zo as a result of bisection. 
Port 1 Port 2 
\ Z,XIA / 
p t u V h h - T ^ 
2 Z � R J 
6 T < ^in 
o r . i o.c. 
Figure 2.3 Even-mode excitation 
For the odd-mode case, a pair of anti-phase signals with equal amplitude is inserted at 
port 2 and 3. Due to symmetry, the divider is again bisected. However, the midpoints 
of the resistor and the input junction are now replaced by a virtual ground (Figure 2.4). 
Port 1 Port 2 
\ z，;i/4 y 
p A A / ^ ^ h ” 
丄 "2 ^ 
Figure 2.4 Odd-mode excitation 
For perfect port matched (»Sii 二 S^i = S33 = 0) and isolation (^ 23 = 0)，we have 
Z / ^ Z o (2.1) 
(2.2) 
Z = V2Zo (2.3) 
及= 2Zo (2.4) 
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The idealized frequency response of Wilkinson power divider is shown in Figure 2.5 
for easy reference. 
0| 1 1 1 1 1 1-3.0 
1.0- / ( S ) ^ ^ ‘ 
o. -20- / ®23 \ -I 
JO I 1 Li LLJ A 1 oo 
0.6 0.8 1.0 1.2 1.4 • 
Frequency (GHz) 
Figure 2.5 Frequency response of a typical 3dB Wilkinson power divider 
2.3 Power Divider with Unequal Power Division 
Wilkinson power dividers can also be made with unequal power splits (Figure 2.6). 
p 
With the assumption that K^ = — , we have 
P! 
^ = ^ = (2.5) 
Zo2，义/4 Port 2 
—— • 
——• 
Por t l R^=Z,K 
r Port 3 
0 —— • 
——• 
Rf=Z,/K 
Figure 2.6 Wilkinson power divider with unequal power division 
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Using the even-odd mode analysis, the design equations are simply given by: 
R = 1~^Z� (2.6) 
K 
Z , , = Z J K { \ + K ' ) (2.7) 
Z � 3 = Z � J ^ ^ (2.8) 
Quarter-wavelength transformers may be introduced to transform the unequal load 
impedances (R2, R3) to Zq. A quarter-wavelength transformer may be placed [10] at 
the input port (Figure 2.7) to further improve the bandwidth of the divider. The major 
drawback of these topologies are the extreme branch-line impedances involved when 
Zq2, ZQ4, A / 4 Po 付 2 
— — • 




Figure 2.7 Broadband unequal power divider 
2.4 Multi-way Power Divider 
Multi-way power dividers and combiners are frequently used in the design of 
microwave and mm-wave systems. In the following section, several multi-way power 
divider designs like radial, fork, multi-section and multi-layer will be briefly 
discussed. Some planar design of 3-way power divider will also be covered. 
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2.4.1 Wilkinson N-way Hybrid 
The A -^way power divider was first introduced by Wilkinson [9] in 1960. The design 
maintains phase and amplitude equality between any numbers of outputs (independent 
of frequency) and provides good input/output matching as well as output port 
isolation. Figure 2.8 shows the schematic diagram of the power divider and Figure 2.9 
presents its 3D structure. 
Z,XIA 
I~~T • Port 2 
R I ^ = 
Z = V2Zo 
Portl Z.XIA 




~ ] ~ • • Port N 
Figure 2.8 Equivalent circuit of Wilkinson N-way Hybrid 
SHORTiNS PLATE l«OT GMO) 
\ Z« {SPLIKE-TO-SHIEIOI 
K,1NT£R«ALL0A^  / [J*™'' 
COUKO» JIKTlOK(NOT CHD) 
Figure 2.9 3D shape of Wilkinson N-way Hybrid 
The power divider consists of N quarter-wavelength transmission lines and isolation 
resistors. Those resistors are connected from the end of the N transmission lines to a 
common junction (floating), which lead to a non-planar design. Yee [20] combined 
the ideas of Wilkinson [9] and Cohn [13] to obtain a broadband N-way hybrid power 
divider. However, the design is still non-planar in structure. 
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2.4.2 Radial Hybrid 
The radial N-wscy hybrid was introduced in the last 1970s [21-23]. It is semi-planar in 
structure, low-loss and electrically symmetric. Figure 2.10 and 2.11 show the 
structure of the radial hybrid and its schematic diagram. The input port is assumed to 
terminate in Zc and the output ports are each terminated in Zd. 
MICROSTRIP ClRCUfT 
‘ D I E L E C T R I C � 
B A C K ^ 哪 町 
Figure 2.10 The radial iV-way hybrid power divider/ combiner 
Z,A/4 Port 2 
4 
Port 1 Z，;L/4 Port 3 
Z广• ~ • z 
• • • 
• • • • • * 
Z,A/4 P o r t " 
— • 
Figure 2.11 The schematic diagram of the single-stage radial iV-way hybrid 
Unlike the Wilkinson hybrid, the match and isolation of the radial cannot be made 
perfect, even at the centre frequency. No closed-form solutions are available for the 
evaluation of characteristic impedances and the isolation resistances. Saleh [16] 
developed the design formulas and tables for optimum match and isolation at the 
centre frequency for radial hybrids employing one or two stages of quarter-wave lines 
and isolation resistors (i.e. M = 1 or 2). 
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2.4,3 Fork Hybrid 
The fork hybrid was first invented by Galani and Temple [17]. Figure 2.12 and 2.13 
shows the structure of fork hybrid and its schematic diagram, respectively. The input 
and output ports are assumed to be terminated by Zc and Zd, respectively. 
Figure 2.12 The forkiV-way hybrid power divider/ combiner 
z，义/4 Port 2 
- H H r ~ • z . 
Port 1 Z , / l / 4 Port 3 
Z c • 1 • 工 , 
• • • 
• • » 
• • • 
S Port A/" 
H M 
Figure 2.13 The schematic diagram of the single-stage forkiV-way hybrid 
Unlike the radial hybrid, this design is completely planar in structure, but the 
matching and isolation at the output ports are degraded accordingly. Acceptable 
performance is often obtained by computer optimization. 
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N-section Hybrid 
The fork hybrid power divider can be further developed into multi-section structure. 
The schematic diagram of an M-stage fork hybrid power divider is shown in Figure 
2.14. It was stated in [15] that N-\ stages are needed to obtain perfect match and 
isolation for a divider circuit with N output ports. Saleh [16] derived the design 
equations and tables for optimum match and isolation at the centre frequency for M = 
1 or 2. The general design for broadband operation can be obtained by optimization. 
ZpA/4 Port 2 
~ ~ ~ T — — I I ？ — … — I I ~ t — • z^ 
Portl Z i ， A / 4 � Z „ A / 4 � Z„A/4�portS 
Zc • 1 I ~ ~ • ] ~<> I I n • Z^  
4 及2 I 〜傘 
• • • 參 • 》 « 
• • * • • • • 
Zi，义/4 T Z„A/4 I T PortA^ 
I ~~“— I~• —I I~* • Zd 
Figure 2.14 The schematic diagram of the M-stage fork iV-way hybrid 
2.4.4 Multi-layer Approach 
A compact UWB three-way power divider was proposed recently [18]. The 
configuration of the divider is shown in Figure 2.15. It consists of five conductor 
layers interleaved by three dielectrics. The input and one of the output ports are 
located at the mid layer of the structure. While the other two output ports are at the 
top and bottom layers. The second and fourth layers are the ground plane with the 
coupling slots. The coupling patches and slots are elliptical in shape. The two isolated 
ports have no output power. They are terminated by a matched load to absorb any 
reflected power from the output ports. 
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‘ 0 � ， 如 入 , ,Isolated -‘ 、 “ 
. Port 6 
(f) 
Figure 2.15 Configuration of the three-way power divider: (a) top layer, (b) second layer (ground 
with coupling slot), (c) mid layer, (d) fourth layer (ground with coupling slot), (e) bottom layer, 
and (f) the whole configuration. 
The even (Zoe) and odd (Zoo) mode characteristic impedances for each of the coupled 
patches are calculated using the following equations: 
Z�e=Z�展;Z��=Z�展 (2.9) 
where Z � i s the characteristic impedance of the input/output ports of the coupler. 
Assuming Zo = 50 Q and C = VT/I, then Z � � = 96.5a and Z � � = 25.9^1. 
Dimensions of the elliptical patches and slots calculated from design formulas were 
derived using conformal mapping technique. Optimization through EM solver is 
needed to obtain the final dimensions of the coupler. Its main disadvantage is the need 
of multi-layer substrate, which increases the complexity of the fabrication process and 
thus the fabrication cost. 
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2 4.5 Power Recombination Concept 
The power recombination concept was first introduced by Goldfarb in 1991 [24]. This 
topology was used to design a planar power divider containing odd number of output 
ports with either equal or unequal power division. Design equations can be derived 
through even and odd mode analysis. Figure 2.16 shows the general topology for a 
recombinant device. 
-4.11 dB 
— ~ 9 • 
Z^,Ji/4 Port 2 
< - A l l dB 
Zi,义M - 3 ’ R 冬 l . r i d B . 
i - i [ — I z3，a /4 r f - i [—I 
Portl J H h ^ J • Port 3 
. H h H J ~ H H 
- 3 巡 L R , < - i n i d B 
尸 j 尸 / 4 Por t 4 
‘ -4.11 dB ^.11 dB 
Figure 2.16 Three-way recombinant power divider 
A conventional corporate feed power divider design results in 2" outputs, where n is 
the number of stages of division. If the second section is designed to provide a 1:2 
dividing ratio, as shown in the above figure, the two lower power arms can be 
recombined into a single centre arm using an equal power combiner. Notice that the 
resistor (R^) nearest the centre output arm does nothing to improve the isolation 
performance under any combination of excitations of the output ports. If the resistor is 
removed and the two transmission lines (Z4) at port 3 are combined into a single line, 
the final result is the topology shown in Figure 2.17. 
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Figure 2.17 Recombinant power divider 
To derive the circuit parameters, in-phase / out-of-phase excitation are used to 
perform the analysis. Under the in-phase excitation, the voltage across each isolation 
resistor is zero. This allows an equivalent circuit shown in Figure 2.18, to be 
generated for this divider. 
L”yl/4 L^.XIA L,,A/4 L,,Ji/4 
M 
I Z � - I A 
Figure 2.18 Equivalent circuit for synthesis of a three-way divider under in-phase excitation 
In this case, a 0.1 dB Chebyshev transformer was selected，resulting in the following 
impedances: 
K = Z � A = 二 0 . 9 1 Z � 丄 2 = 警 = 0 . 7 0 Z � 
1广 z z ) r z z ^ ( 瑪 丄 =o.48Zo L , = Z5Z6 = 0 36Z� 
3 2[z,-i-zJ U 3 + 2 Z J � 
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The power dividing ratio, h?, places additional requirements on the ratio of Z3 and Z4. 
The constraints are presented in the following relationships: 
( z V k^ ( z Vz 
7 = 2 7 _ 凡 乙3 乙0 
� -TTH幻 T (211) 
Z3 Z5 
After some algebraic manipulation, these constraints can be written as the following 
expressions: 
Z3L4 \-k— 
Z6 = … 二 (2.12) 
U J 2 
(2.13) 
一人4 
^ 4 = 2 4 (2.14) 
(2.15) 
Z2 = 2 ^ 2 (2.16) 
(2.17) 
To determine the value of the isolation resistors, the above technique can be repeated 
for out-of-phase excitation. By a proper selection of 0°-180°-0° or 0�-0°-180° signals 
at output ports, the values of R\ and R2 can be found. However, the above relationship 
are singular for the equal dividing ratio where A:^  = 2. As a result, it is necessary to 
begin with the non-singular values of Z\ and Z2 and solve for the remainder of the 
values iteratively. 
The recombinant power divider achieves wide isolation bandwidth and requires only 
three isolation resistors. In addition, this topology allows some freedom to choose the 
impedance of the transmission lines. The main drawback of this design is that the 
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number of stages of division increases with the number of output ports, resulting in a 
large circuit size and high insertion loss. 
2.4.6 Multi-coupled-line Approach 
Three-way power divider using multi-coupled-line topology was developed in recent 
years [25-26]. This topology allows a planar structure, reduces isolation resistors and 
circuit dimension. By using the coupled-line structure, the power divider not only 
compact but also has dc block characteristics. Figure 2.19 shows the schematic 
diagram of the three-way power divider using coupled-line which was proposed by 
Chiu etal [25] in 2006. 
Coupled line impedance transform 1 
_ r - M ^ H I 0 Port 2 
C�u|^||jjj|j|jyj||j|ji||j||yjjj|j||^rm 2 : _ 
Port 1 o — • • • ^ ' ^ ^ ^ S S S S ^ m . • • • • ~ o Port 3 
；:R1 
_ m j j j j g j ^ g j j j g g ^ m m ^ 0 Port 4 
Coupled line impedance transform 1 
牛 牛牛 令 令 牛 
Section 1 Section U Section I I I 
Figure 2.19 Schematic diagram of three-way power divider form Chiu et al. 
It consists of three }J4 microstrip coupled lines and 2 isolation resistors, which is easy 
to design and fabricate. The major drawback of this circuit is that the line impedances 
and the separation spaces of the coupled lines are estimated by computer optimization. 
Furthermore, the area utilization rate of this device is still quite low and is not 
compact enough for monolithic microwave integrated circuits (MMIC) and hybrid 
microwave integrated circuits (HMIC) applications. Therefore, a new structure of 
three-way power divider using coupled line approach was presented in 2007 [26]. 





' ^ ^ t B ^ t m “ Port 4 
— 
Figure 2.20 Schematic diagram of the new three-way power divider 
This new design combined the ideas of Goldfarb [24] and Chiu et al. [25]. By 
utilizing power combination with coupled lines instead of transmission lines, the nine 
coupled lines can be improved with five coupled lines and two isolation resistors. 
The circuit size is greatly reduced, but still no close-form design formulas can be 
derived. Thus, the design is time consuming and huge computing resources are 
needed. The major drawbacks are small gap size and need of ground holes. 
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Chapter 3: Conventional Power 
Divider Designs with Harmonic 
Suppression 
In this chapter, some conventional power divider designs with harmonic suppression 
will be reviewed, which provide the basis and important background information for 
new designs and topologies to evolve. A summary of the existing divider designs with 
spurious rejection will be presented in chronological order, from resonating-stubs 
topology to recent extended line approach. 
3.1 Resonating-stubs Topology [27-28] 
This is one of the earliest power divider designs with harmonic suppression that have 
been proposed [27]. As shown in Figure 3.1, the divider is basically modified 
conventional Wilkinson power divider structure by placing two open stubs at the 
centre of each quarter-wave branch of the power divider. An inductor {L) is added in 
parallel with the isolation resistor (R). Using this topology, the «th harmonic 
component and its odd multiples are suppressed without surrendering the 
characteristics of the conventional Wilkinson divider at the operating frequency. 
rl I Z 2，她 Port2 
(Output) 
Portl ~ Zq 
(Input) 
— Zi，刀各 T Zo 
Port 3 
^ 丨 Z^,Xf4n (Output) 
Figure 3.1 Schematic diagram of the Wilkinson power divider for nth harmonic suppression 
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According to the above diagram, the TJA branch of the original Wilkinson divider is 
divided into two A/S sections with different characteristic impedances (Zi and Z3). The 
n\h harmonic component is suppressed using two X/An open stubs with impedance Z2. 
The power divider is symmetric and hence the even-odd mode analysis can be applied 
to determine the circuit parameters. 
The design equations are shown as follow: 
Z i = 2 Z � （3.1) 
f \ 
Z2 =2V3tan — Zq (3.2) 
K^n) 
(3.3) 
及= 2Zo (3.4) 
丄 = 弊 Z � （3.5) 
A modified power divider (fo = 2 GHz, « = 3) is illustrated in Figure 3.2 and its 
frequency responses are plotted in Figure 3.3. 
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Figure 3.3 Measured and Simulated S-parameters: (a) Sn and S22； (b) S23 and S21 
The drawback of this design is the adoption of additional lumped reactive element (i.e. 
inductor), as they represent uncertainties in higher frequency operation. In addition, 
the use of reactive element would increase the manufacturing cost. Therefore, a new 
design of power divider with harmonic suppression using resonating stubs topology 
was introduced [28]. Compared to the conversional divider，the X/4 branch is replaced 
by a T-network of transmission lines (TL). Figure 3.4 shows the structure of the 
conventional 'k/4 TL and T-network design. 
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Figure 3.4 Structure of (a) the }J4 conventional TL and (b) an equivalent T-shaped TL 
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Given that ©^ 二 Z 別 = = and © 別 = © 们 = © ^ , the conversion between 
quarter-wave TL and the T-network TL are summarized by the following equations: 
| ^ = cot© 五 (3.6) 
乙A 
Zc _ c o s ' 0 ^ t a n © c � 
f f (3.8) 
where/o is the operating frequency and/i is the suppressed frequency (/i >/o). Figure 
3.5 shows the new power divider configuration (Z^ =100 Q, ©^ =;^/6) , whereas its 
frequency response is plotted in Figure 3.6. 
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Figure 3.5 The new power divider with harmonic rejection: (a) Schematic; (b) Photograph 
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Figure 3.6 Performances of the new power divider: (a) Simulation results; (b) Meaasured results 
The two divider designs are similar to each other in structure and occupy almost the 
same substrate area. Only one harmonic frequency can be suppressed. The only 
difference is that no reactive lumped component is used in the new design. The later 
design, however, involves transmission lines of high impedances for/i = I/q. 
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3.2 Asymmetric Defected Ground Structure (DGS) [29； 
The defected ground structure (DGS) has various applications in microwave and 
millimetre-wave systems. The DGS of the microstrip line is implemented by making 
defected pattern on the ground plane. It provides band rejection characteristic at some 
resonance frequency depending on the design of DGS. In RF circuits, the band-
rejection property of the DGS can be utilized in the selective suppression of the 
harmonics [30-31]. 
Woo and Lee [29] used asymmetric spiral DGS to suppress the second and third 
harmonics simultaneously. The Wilkinson power divider with the asymmetric spiral 
DGS in a quarter-wave line suppresses two harmonics effectively without affecting 
the performances of the power divider at the operating frequency. The size of the 
divider is reduced due to the slow-wave effect. The structure of the conventional 
Wilkinson power divider and the divider using asymmetric DGS are illustrated in 
Figure 3.7. 
z j / / ^ � • / f Chip resistor 
/ /^utput Porta 
/ / / 70.7 miCKJSIrvlirie / / / 
r / " ‘ / � / 
/ L y 
(b) 
Figure 3.7 Structure of (a) Wilkinson power divider; (b) power divider using asymmetric DGS 
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The size of the proposed power divider is reduced by 9.1 %. Figure 3.8 shows the 
simulated frequency responses of the two power dividers. From the simulation results, 
the second and third harmonic are selected to be suppressed using an asymmetric 
spiral DGS, while for the conventional one, no suppression is formed. Figure 3.9 and 
3.10 shows the photograph of the DGS-based power divider with centre frequency of 
1.5 GHz and its frequency response, respectively. However, this design requires 
backside etching, which is undesirable for low-cost and mass production. Furthermore, 
this technique can only provide limited rejection (less than 20 dB) at the two 
harmonic bands with narrow suppression bandwidth. 
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Figure 3.8 Simulated S-parameters of (a) original Wilkinson power divider; (b) power divider 
using asymmetric DGS 
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Figure 3.9 Fabricated 3-dB Wilkinson power divider with asymmetric spiral DGS. (a) Top view; 
(b) Bottom view 
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Figure 3.10 Measured S-paramters of the fabricated divider: (a) Sn； (b) S21 
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3.3 Anti-Coupled Line Structure [32' 
A short-circuited, anti-coupled line (Figure 3.11) is another technique to enlarge the 
stop-band bandwidth due to the additional finite attenuation poles, which is useful for 
harmonic suppression. The circuit consists of a pair of anti-coupled lines short 
circuited at one end by a low impedance line. The Z -parameter of the structure can 
be formulated as: 
tf‘_，tan[ t ] 於 t a n � - Z � � t a n [ ) ] 
^ 2 J [ 2 ” （3.9) 
乂• Z � e t a n \ Z � � t a n t Z c C 0 t 6 > z c y f e tan�，。 tan ^ cot 
where and 6 � a r e the even- and odd-mode electrical length, and Z^ and 0 � 








Figure 3.11 Layout of a short circuit anti-coupled line 
From (3.9), '^21 can be obtained as follows: 
2Z 
' 2 1 = | Z “ : Z 2 2 + 1 ( 瑪 
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Finite attenuation poles occur when Z21 = 0，which reduces to: 
ZcCot&c = Z � > � ^ � t a n ^ (3.11) 
As ZcCot<9^c is monotonically decreasing with frequency; while the function of 
Z�它 tan(9e — Z � � t a n ( 9 � h a s maximum and minimum at its discontinuity spot, three 
controllable attenuation poles will be presented over the stop-band. From the above 
analysis, it can be concluded that the first and the third finite attenuation poles would 
shift as the load capacitance changes and the second one would have no shift. Figure 
3.12 illustrates the layout of the power divider with anti-coupled lines and a 
conventional Wilkinson power divider. Both simulated and measured frequency 
responses are shown in Figure 3.13. 
Figure 3.12 Photograph of the divider using anti-cooupled line (right) and conventional power 
divider 
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Figure 3.13 Frequency responses of the power divider: (a) at whole frequency band; (b) at 
frequency band near the operating frequency 
According to the above results, the divider can operate with spurious suppression 
from 3.2 to 7 GHz by more than 20 dB. However, the input return loss (^n) and the 
output port isolation (^23) are both less than 15 dB, which means that the circuit is not 
perfectly matched and some power can be coupled between the outputs. Furthermore, 
as the size of the microstrip lines and gaps (anti-coupled lines) are quite small (Wc = 
0.3 mm and Gc = 0.15 mm), precise manufacturing facility is required, which is 
undesirable for low cost production. In addition, no closed-form design formulas are 
available and the structural dimensions can only be obtained by computer 
optimization. 
3.4 Microstrip Electromagnetic Bandgap (EBG) Based Topology 
[33] 
Microstrip transmission lines incorporating the electromagnetic bandgap (EBG) 
structure demonstrate band-stop and slow-wave characteristics, which can be utilized 
to suppress unwanted harmonics and reduce the sizes of the microstrip branch. Power 
divider with microstrip EBG cells (Figure 3.14) can offer several advantages 
including planar structure, compact size and superior harmonic suppression. Figure 
3.14 shows the schematic diagram of the power divider using EBD cells. 
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Figure 3.14 Schematic diagram of the power divider using EBG cells 
Referring to Figure 3.14, the power divider is consisted of two microstrip EBG cells 
and four microstrips (length L and characteristic impedance Zi). The EBG cell can 
provide two resonances to suppress the unwanted harmonics and reduce the length of 
a quarter-wave transmission line simultaneously. Figure 3.15 shows the detailed 
structure of a microstrip EBG cell. 
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Figure 3.15 Structure of a microstrip EBG cell 
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By adjusting the narrow connecting lines and the size of the etched pattern, different 
slow-wave effects can be obtained at different frequencies to suppress the unwanted 
«th harmonics. The dimensions of the EBG cell is first determined by its equivalent 
circuit model [34] (Figure 3.16) and then finalized by optimization through EM solver. 
The photograph of the fabricated circuit is shown in Figure 3.17. The frequency 
responses are illustrated in Figure 3.18. According to the measured results, the 
prototype operates as a conventional Wilkinson power divider at the centre frequency 
while suppressing the third and fifth harmonics simultaneously. The size of the UA 
branch is reduced by more than 30 % compared to the conventional one. Its major 
disadvantage is the narrow rejection bandwidth. 
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Figure 3.16 Equivalent L-C circuit of a microstrip EBG cell 
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Figure 3.17 Photograph of the power divider with EBG cells 
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Figure 3.18 Frequency responses for the power divider using EBG cells: (a) Insertion loss; (b) 
Input / output return loss; (c) Output port isolation 
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3.5 Embedded Resonators Topology [35 
A miniaturized microstrip power divider using embedded resonators (Figure 3.19) 
was proposed recently. It has four microstrip high-low impedance resonator cells 
uniformly placed inside the Wilkinson power divider. These resonators allow 
reduction of circuit size and the suppression of harmonic bands (third and fifth). The 
dimensions of the resonator were obtained by computer optimization. Figure 3.20 and 
3.21 give, respectively, the physical layout and frequency response of the prototype. 
This circuit performs like a low pass filter with high frequency rejection of about 30 
dB. However, the drawback is the slow roll-off. Good isolation and return loss 
performances were achieved. The divider is compact and easy to fabricate by standard 
etching process. 
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P�rt2 . ‘ • 
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Figure 3.19 Configuration of the power divider using embedded resonators 
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Figure 3.20 Photograph of the divider using embedded resonators 
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Figure 3.21 Frequency responses for the power divider using embedded resonators: (a) Insertion 
loss; (b) Input return loss; (c) Output port isolation 
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3.6 Extended Line Approach [36 
Figure 3.22 shows the configuration of the modified two-way power divider with 
single harmonic rejection. It basically consists of four branch-line sections and a 
resistor. Two extended lines with impedance Z2 are inserted between the output ports. 
The extended lines are used for harmonic suppression by the proper selection of 
/ \ 




O R > 
portl ^ 
-H O 
4 ’ ^ port 3 
Figure 3.22 Modified two-way Wilkinson power divider 
By applying even- and odd-mode formulations, the design parameters can be derived 
and expressed as follows (z^  Z^.r = R! ZQ): 
r = 2(l-tan2《） (3.12) 
(3.13) 
2 
=^2-. 2 (3.14) 
y Z2 +2tan^ 
f 1 z ^ 
约— t a n — i — — ^ (3.15) — � Z i J 
Figure 3.23 shows the fabricated circuit designed to reject the third harmonic band. 
Both measured and simulated frequency responses are illustrated in Figure 3.24. The 
power divider was found to exhibit excellent performance at both the fundamental as 
well as the third harmonic bands. However, only single harmonic rejection and 
narrow stop band bandwidth were realizable by the proposed topology. 
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Figure 3.23 Photograph of the modified Wilkinson power divider 
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Figure 3.24 Frequency responses of the power divider with extended lines: (a) S21 and 2^3； (b) Sn 
and S22 
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Chapter 4: New 2-way Power Divider 
Design with Spurious Suppression and 
Impedance Transformation 
This chapter presents a novel design of microwave power divider with spurious 
suppression and impedance transformation. Explicit closed-form design equations are 
derived based upon even- and odd- mode analysis. The proposed circuit also features 
simple structure, compact size and enhanced stop-band attenuation. For demonstration, 
the simulated and experimental results of two prototypes implemented on microstrip 
are given. 
4.1 Proposed Topology 
Figure 4.1 shows the schematic diagram of the proposed power divider with harmonic 
suppression. It basically consists of four branch-line sections, single shunt stub 
(open-circuited) and a resistor. Unlike all previous designs, the output ports are kept 
distance away from the isolation resistor by the insertion of two extended lines (Z召) 
for increased layout flexibility and reduced parasitic effect. The load impedance, Rl, 
is assumed to be different from the source impedance Rs. 
Port 2 
T 个凡 
Port 1 ^ 
^ ^ R 
Rs | | ^ 1 ^ 
z” 没 o r ^ ^ b J 
T 八L 
Port 3 
Figure 4.1 Circuit configuration of proposed power divider 
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It is further assumed that Rs, Rl, R, (j) and a are free variables while ZA, ZB, Zq and 6 
are unknowns to be determined. By applying the even- and odd-mode formulation, 
these unknown parameters can simply be derived from the electrical properties of an 
ideal power divider (perfect return loss and port isolation) evaluated at the 
fundamental frequency (/o). 
4.2 Design and Analysis 
Even-mode Analysis 
Figure 4.2 depicts the equivalent circuit of the proposed divider under even-mode 
excitation. It can be seen that the extended line (ZB) and the open circuit stub (2Zc) 
are responsible for the creation of two transmission zeros. For instant, an electrical 
length of 45°, 30° or 22.5° corresponds to the suppression of the second, third or 
fourth harmonic frequencies, respectively. According to (4.1) and (4.2), the 
frequencies of the transmission zeros ( / ^ j and f ” � c a n be adjusted by the selection 
of (f) and a . Meanwhile, the low-pass characteristics of the resulting network can 
help to further increase the attenuation level of spurious suppression. 
/ . = & / 。 （4.1) 
(4.2) 
2卢 
Under the condition of ideal input return loss, it can be proved that the output 
admittance Yeven of the even-mode circuit is simply equal to Yl at fo. Mathematically, 
this relation can be formulated and expressed by (4.3). 
L 令 r s t f I S - 一 （4.3) 
By equating the real and imaginary parts of the above expression, one obtains: 
RYsY^ - tan卢cot6> = 27^ (4.4) 
tan^ + RY^ Y^  cot ^  = (4.5) 
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Figure 4.2 Equivalent circuit: even-mode 
Odd-mode Analysis 
• 
一 一 Z J r^ "n 
Y。dd ~ Yl 
Figure 4.3 Equivalent circuit: odd-mode 
Under odd-mode excitation, the equivalent circuit of the proposed divider is given in 
Figure 4.3. With the assumption that the two output ports are perfectly matched and 
isolated (evaluated at the center frequency), a second condition may thus be stated as 
follows: 
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Similarly, the real and imaginary parts of (4.6) may be equated to give: 
Yc tan « tan i9 + Y^  r ^ a n ^ a n z^J = Y^  Y^  (4.7) 
tan 没 - t a n ^ z J + tan tan a tan <9 = YJ^ tana + 2 7 / tan <9 (4.8) 
Finally, by solving (4.4), (4.5)，（4.7) and (4.8), the circuit parameters of the proposed 
configuration can thus be obtained via the following expressions. 
灯 广 厂 ( 4 . 9 ) 
Z 广 l i ^ 措 ( 2 s e c 2 " � (4.10) 
= (4.11) 
没二！一tan-{(风一幻 1 (4.12) 
2 tan^_ 
The main objective of the above formulation is to reduce the number of free variables 
to be adjusted without heavily relying on computer optimization. And for a given set 
of circuit parameters (Rs, Rl, (!> and a), the unknown values of Za, Zb, Zc and 9 are 
simply a function of only. Additional flexibility is offered by the selection of • and 
a，which determine the locations of the transmission zeros. In practice, the rejection 
of the 2nd and 3��harmonic frequencies e 45°, 30。）are highly desirable. 
Two design examples will be discussed next. In Example 1，both input and output 
loads (i?s and Ri) are assumed to be 50 Q, with z^i = 45° and « = 30°. Impedance 
transformation will be demonstrated in Example 2，with Rs = 50 Q, R l = 75 Q, ^ = 
30° and a = 45°. 
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4.3 Simulation Study 
Design 1 
The circuit parameters of this design (same input and output port impedance) are 
tabulated in Table 4.1. Subsequently, equations (4.9) - (4.12) can further be 
simplified as follows: 
(4.13) 
Z , = (4.14) 
Zc = Z 将 . (4 .15) 
6l = - - tan-' • B (4.16) 
2 [ V T T T ^ J 
" 2 Z � 2 
Is K ^ a 
Table 4.1 Circuit parameters of the proposed power divider (Example 1) 
Based on the above formulas, the variation of the line impedances and 0 as a function 
of p was calculated and plotted in Figure 4.4. 
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Figure 4.4 Line impedance and length versus p 
Note that the value of 0 decreases with increasing P. As a result, more compact circuit 
can be obtained by choosing a larger value of P (= R/lZo). Figure 4.5 shows the 
frequency responses (performed by circuit simulator) of the power divider with 
different values of p (only p = 0.6 and fi = 1.5 were given here). It can be seen that 
there exists tradeoff between impedance values and the level of spurious suppression. 
And for 二 \.5 (0.6)，the corresponding circuit parameters were found to bei?= 150 
Q (60 n) , 86.6 n (41.2 Q),没=45�（110。)，= 43.3 H (45.8 Q) and 16.7 
Q (44.1 n) . 
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Figure 4.5 Simulated responses of the proposed divider 
Design 2 
Table 4.2 lists the circuit parameters of the second design with different source and 
load impedances. Accordingly, the design equations can be rewritten as: 
(4.18) 
r = 去 （4.19) 
z , = > ( 4 - 3 r ) (4.20) 
(4.21) 
yc = IT (4.22) 
彻sZB 
Z c = ^ (4.23) 
叫 V 孤 ' 々 (4.24) 
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Z 尸 i (4.25) 
yA 
e = - - tan"' (4.26) 
2 L _ 
^ K ^ a 
Table 4.2 Circuit parameters of the proposed power divider (Example 2) 
As a result, the circuit parameters (i.e. line impedances and 6) are simply a function of 
R only (Figure 4.6). It is observed that large value of R is performed for compact size 
(small 6). Figure 4.6 shows the corresponding simulated frequency responses of the 
power divider with r = 1.21. For illustration, simulations were perferred in the 
presence of a fixed Rl (= 75 Q) and a frequency-dependent Rl (converted from a 50 
Q load using a quarter-wavelength impedance transformer). According to Figure 4.7， 
only slight influence is introduced by the output impedance transformer. It was 
observed that a reasonable choice of R is approximately 182 for tradeoffs between 
size，spurious suppression and line impedance range. 
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Figure 4.6 Calculated circuit parameters versus r 
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Figure 4.7 Simulated frequency responses of the proposed divider with r = 1.21, Rs = 50 Q, and 
Rl 二 75n 
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4.4 Experimental Verification 
Design 1 
For experimental verification, a power divider designed to operate at 1 GHz = 1.5) 
was prototyped and characterized. For increased simulation accuracy, the ideal 
resistor was replaced by a more realistic model provided by the manufacturer to 
reflect the parasitic effect of packaging. An electromagnetic simulator (Momentum) 
was employed to take into account the effect of junction discontinuities at the layout 
level. Figure 4.8 illustrates the physical layout of the circuit prototype. This circuit 
was fabricated on Duroid substrate with a dielectric constant of 3.38 and thickness of 
0.813 mm. Scattering parameter measurements were performed using a 4-port 
network analyzer (Agilent E5071A) over the frequency range from 0.5 to 3.5 GHz. 
關 
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Figure 4.8 Simulated responses of the proposed divider 
Figures 4.9 - 4.13 give the simulated (EM) and measured performance of the divider. 
Figure 4.9 indicates that a wide stop-band bandwidth (1.89 - 3.13 GHz) has been 
achieved with a minimum attenuation o f -30 dB. The suppression levels, evaluated at 
the second- and third- harmonic frequencies (2.08 and 3.015 GHz), were both below -
40 dB. Within the fundamental pass-band, the divider was found to exhibit an 
insertion loss of 3.15 ± 0.07 dB, minimum output return loss/port isolation o f - 20dB 
and minimum input return loss o f - 15 dB over a fractional bandwidth of about 15 %. 
It is believed that the small discrepancies between the simulated and measured results 
were mainly caused by the fabrication tolerances as well as the parasitic effect of the 
surface-mounted resistor. 
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Figure 4.12 Simulated and measured port isolation 
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Figure 4.13 Simulated and measured output phase difference 
Design 2 
For verification, a power divider designed to operate at 1 GHz was prototyped and 
characterized w i t h 1 8 2 Q.,Za= 104.9 Q, Zb = 49.6 Q, Zc = 47.2 n and 9 = 52.0°. 
As a result, the characteristic impedance of the output transformer was chosen to be 
61.2 n . This circuit was fabricated on Duroid substrate with a dielectric constant of 
3.38 and thickness of 0.813 mm. In order to take into account the parasitic effects of 
junction discontinuities and lumped resistor, co-simulation based upon full-wave EM 
solver and device model was incorporated. Fine adjustment of the physical lengths of 
the branch-lines was then applied to tune the fundamental and transmission zero 
frequencies of the divider. 
Figure 4.14 shows the top view of the prototype with a core area of roughly Xg/12 by 
Xg/6 (excluding output transformers). Scattering parameter measurements were 
performed using a 4-port network analyzer (Agilent E5071A) over the frequency 
range from 0.5 to 3.5 GHz. Figures 4.15 - 4.19 show the simulated (EM), and 
measured performance of the divider. Figure 4.15 indicates that a wide stop-band 
bandwidth (1.77 - 3.16 GHz) has been achieved with a minimum attenuation of -23 
dB. The suppression levels, evaluated at 1.99 and 3.01 GHz, were well below -40 dB. 
Inside the fundamental band, the divider was found to exhibit an insertion loss of 3.28 
土 0.1 dB, minimum output return loss/port isolation of -20dB and minimum input 
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return loss of-15dB, over a fractional bandwidth of about 20%. It is believed that the 
small discrepancies between the simulated and measured results were mainly caused 
by the fabrication tolerances as well as the parasitic effect of the junction 
discontinuities and surface-mounted resistor. 
Figure 4.14 Photograph of the prototype (Example 2) 
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Figure 4.15 Simulated and measured insertion loss 
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Figure 4.17 Simulated and measured output return loss 
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Figure 4.19 Simulated and measured output phase difference 
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4.5 Summary 
The design principle of a novel power divider with impedance transformation and 
enhanced spurious rejection has been presented in this chapter. This circuit does not 
require any lumped reactive component, allows simple and flexible layout to be 
constructed and is compact in size. Excellent results have been experimentally 
demonstrated, which includes high level of harmonic suppression, low insertion loss, 
and small output phase difference. Table 4.3 summarizes the circuit parameters and 
performances of the two design examples. 
Example 1 Example 2 
i^s = 50 Q i^s = 50 a 
i^L=50Q Rl = 15Q. 
Selected 150Q i ^=182Q 
z^i = 4 5 � 卢=30� 
Circuit 
D , a = 30° 6^=45� Parameters 
Za = 86.6 n ZA= 104.9 Q. 
Z5 = 43.3n ZB = 49.6Q, 
Calculated 
Zc=l6JQ Zc = 47.2 n 
(9 = 45.0° 6> = 52.0° 
Suppression f丽 ^fo 协 ^/o from 2 / � t o 3 f , 
Performance -30dB @ minimal -23dB @ minimal 
Circuit ""“Insertion 
Performances Loss 3.15 ±0.07^/5 3.28 
Fractional 
^ , 15% 20% 
Bandwidth 
Table 4.3 Summary of the proposed power divider design 
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Chapter 5: New 2-way Power Divider 
Design with Extended Spurious 
Suppression 
In the previous chapter, a new power divider was proposed with the introduction of 
transmission zeros located at the second and third harmonic frequencies. This design 
offers broadband spurious suppression without the need of backside etching or 
lumped reactive components. However, its major drawbacks are limited fundamental 
bandwidth (about 12 %) and the requirement of low impedance line ( � 1 7 Q). In this 
chapter, a novel power divider with improved design and electrical performance is 
presented. 
5.1 Proposed Topology 
Figure 5.1 illustrates the schematic diagram of the proposed power divider, which 
consists of a resistor, several branch-line sections and open stubs. Unlike traditional 
designs, the two output ports are physically separated from each other by using two 
extended lines (ZB), which helps to increase layout design flexibility and to reduce 
proximity effect. It is further assumed that ZA, ZB, (|), 5, ^ and \\f are free variables 
while Zc, Zd, 6 and R are unknowns to be determined. By applying the even- and odd-
mode formulation，these unknown parameters can simply be derived from the 
electrical properties of an ideal power divider (perfect return loss and port isolation) 
evaluated at the fundamental frequency (/o). 
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Figure 5.1 Circuit configuration of proposed power divider 
5.2 Design and Analysis 
Even-mode analysis 
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Figure 5.2 Equivalent circuit: even-mode 
Figure 5.2 depicts the equivalent circuit of the proposed divider under even-mode 
excitation. The extended line (7b) and the two shunt stubs (7i & l y are responsible 
for the creation of three transmission zeros. For example, an electrical length of 45°, 
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30° or 22.5° (at fo) corresponds to the suppression of the second, third or fourth 
harmonic frequencies, respectively. According to (5.1) - (5.3), these frequencies (^i, 
/•22 Scfzi) may be arbitrarily assigned by the proper selection of 5, f and i//. 
f n = - ^ f o (5.1) 
/ z 2 = ^ / o (5.2) 
f z 2 = - ^ f o (5.3) 
For analysis purposes, the even-mode circuit may be regarded as the cascaded 
connection of a two-port network (boxed), a resistive load (2Zo) and a shunt stub (Fs). 
It is also known that, the output admittance of the even-mode circuit (Teven) is equal to 
7o at fo. Mathematically, this admittance can be derived and expressed as follows: 
L 令 + (5.4) 
where 
Yi = I tan(5 (5.5) 
= J^D tan^ (5.6) 
y, = YB t a n ^ (5.7) 
'A jB' ^ 
jC D — 
� 1 � 1 r n r . (5.8) 1 0 COS (9 jZ^ sin 0 1 0 cos(/> jZ^ sin^ • • • 
yTi 1 」 c o s 没 J [7T2 1」L^/Xisin 卢 cos^ zJ 
By equating the real and imaginary, (5.4) can be rewritten as: 










Figure 5.3 Equivalent circuit: odd-mode 
Under odd-mode excitation, the equivalent circuit of the proposed divider is redrawn 
in Figure 5.3. With the assumption that the two output ports are perfectly matched and 
isolated, a second expression can thus be formulated as: 
(5.11) 
�dd 0 ^ Ys+jGtmy/ jB ^ ) 
Similarly, the real and imaginary parts of (5.11) may be equated to give: 
I 叫 ( 5 . 1 2 ) 
2 2 
4 = V a 吓 . ~ \ G (5.13) 
B Y/ + G'tanV 
After some algebraic manipulations, equation (4.12) is reduced to (4.14) and (4.15). 
^ 士 1 ^ — 1 (5.14) 




Subsequently, by solving (4.9)，(4.10) and (4.13) in conjunction with the reciprocal 
property, the unknown coefficients (A, B, C and D) can thus be obtained as: 
B = 土 Z � ! ^ (5.16) 
^ = (5.17) 
A = B(Y^tani/^-aY,) . (5.18) 
C-- ^ (5.19) 
On the other hand, equation (4.8) may be re-arranged to give: 
- 1 0 " ! � c o s没 JZ. sin(9l � a j b ' ] � 1 O") 
• • (5 20^ 
JY, i j [yT^sin^ cos <9 � [ _ • / �"」|_一 ^ / [ 2 1 � 
where 
a=Acos^ +BY^sm(/> (5.21) 
b= Bcos(^ -AZ^sin^ (5.22) 
c 二 C cos z^i — Z) l^ d sin z^J (5.23) 
d = Dcos^ +C Z^siiK^ (5.24) 
Finally, the expressions for the remaining parameters, as depicted in (5.25) - (5.27), 
are found by the expansion of equation (5.20) and comparing coefficients. 
f u \ 
0 = sm'—— (5.25) 
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tan J tariff b 
Lc - = (5.26) 
c 27, 2 cosO-d , 
^ = (5.27) 
ij cosO -a 
The main objective of the above formulation is to reduce the number of free variables 
to be adjusted without heavily relying on computer optimization. For a given set of 
circuit parameters (ZA, ZB, , ^ and y/), the unknown values of R, 6, ZC and ZD of 
the proposed structure can be calculated by using (5.14) - (5.19) and (5.21) - (5.27). 
The next step is to identify the optimal choice of circuit parameters with acceptable 
bandwidth and stop-band attenuation. The search also needs to take into account the 
physical constraints such as line impedance (e.g. 30 - 90 Q) as well as. small circuit 
size. 
As mentioned before, additional flexibility is offered by the selection of S, ^ and y/, 
which determine the locations of the three transmission zeros. By permutation, there 
are a total of six possible arrangements. Note that the rejection of the 2nd, 3rd and 4th 
harmonic frequencies {S, ^ e 22.5°, 30。，45°) are highly desirable in practice. 
Through circuit simulation, it is observed that when the distinct root (i.e. a = 1) of 
equation (5.14) is employed, the operating bandwidth of the fundamental band can be 
substantially widened. As a result, we have 
(5.28) 
sin 2i// 
It can also be proven that the selection of the positive sign in (5.16) will eventually 
lead to a compact solution with a smaller value of 6. And according to (5.27), for 
positive value of Zj)(cos0>a )，the lower bound of Za is given by (5.29). 
(5.29) 
sin ly/ 
Figure 5.4 shows the transmission response (^21) of the proposed circuit with different 
values of Za (other variables are kept constant). It is found that a higher Za is 
desirable for increased spurious suppression. Hence, Za should be given the highest 
achievable impedance for a selected fabrication process. 
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Figure 5.4 Insertion loss of the proposed structure with different choices of Za 
5.3 Simulation Study 
A simulation study has been carried out based upon different circuit permutations {3,己 
y/) and (j) value. For reference, the corresponding circuit parameters were calculated 
and tabulated in Table 5.1. For illustration, Figure 5.5 shows the simulated frequency 
responses of the designs. It is seen that the two designs exhibit some trade-off 
between available bandwidth and level of spurious suppression. 
Circuit variables Preferred value Example 1 Example 2 
Defined by/zi，/z2 ^ = 45° k 30� 
谷丄印 and/z3 with f = 22.5� <^  = 22.5� 
permutations y/ = 30� y/ = 4 5 � 
(!) 卢 < 90。 32。 32。 
Za Maximum 90 0 90 Q 
(fabrication) 
6* = 47° 6'= 28° 
Calculated from Zb = 57Q ZB = 5 0 a 
没，Zb, ZC, ZD, R (14) - (19), (21)- = Zc =麗 
(27) & (28) ZD = 3 4 a ZD = 30^:I 
R = 66.7 Q IQOa 
Table 5.1 Circuit parameters of illustrative designs 
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Figure 5.5 Simulated responses: (a) Example 1, (b) Example 2 
In order to study the effect of fabrication tolerances on the RF performance of the 
proposed divider, further investigation was performed using circuit simulator. Figures 
5.6 and 5.7 show the frequency plots of Example 1 versus variation in R (土 lOo/o) and 
Za (土 50/0). These graphs indicate that the performance of the proposed design is not 
severely affected by the uncertainties in circuit construction such as the precise values 
of line width and resistance. 
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Figure 5.6 Simulated circuit performances versus R: (a) input and output return loss, (b) 
insertion loss and port isolation 
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Figure 5.7 Simulated circuit performances versus Za： (a) input and output return loss, (b) 
insertion loss and port isolation 
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5.3 Experimental Verification 
For experimental verification, a power divider designed to operate at 1 GHz (Example 
1) was prototyped and characterized. This circuit was fabricated on Duroid substrate 
with a dielectric constant of 3.38 and thickness of 0.813 mm. At first, an initial design 
was obtained from the derived formulas and confirmed with circuit simulator. And in 
order to accommodate the parasitic effects of junction discontinuities and lumped 
component, co-simulation based upon EM solver and device model was incorporated. 
Fine adjustment of the physical lengths of the branch lines was then applied, mainly 
to tune the centre frequency of the divider. 
Figure 5.8 shows the top view of the physical layout with dimensions included. The 
core design was found to occupy a substrate area of approximately A-g/8 x A-g/6. Further 
size miniaturization is possible through the meandering of lines (See Appendix 2). 
Scattering parameter measurements were performed by using a 4-port network 
analyzer (Agilent E5071A) over the frequency range from 10 MHz to 4.5 GHz. 
M^:::;‘‘ \ 二 
随 一 推 ] 
. T LI l i 
ter^ 
[ . mm i H H i M h ? ^ * 械 
； 讀 
Figure 5.8 Photograph of the prototype (Example 1) 
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Figure 5.10 Simulated and measured output return loss 
69 
01 1 1 1 1 1 j 1 1 
j ^ 丨 III _丨_• 眉 • 膽 瞧 1 5 0 ^ 
1 -20 \ I [！^ 0 I 
12 y I 
if Measurement - -100 虽 
- 1! EM Simulation o 
jj - -150 
1 1 1 1 1 1 1 1 
0 0.5 1 1.5 2 2.5 3 3.5 4 . 4.5 
Frequency (GHz) 
Figure 5.11 Simulated and measured port isolation and output phase difference 
Figures 5.9 - 5.11 show the simulated (EM) and measured performance of the 
prototype. Figure 5.9 indicates that an octave stop-band bandwidth (1.94 - 4.26 GHz) 
has been achieved with a minimum attenuation of 25 dB. The suppression levels, 
evaluated at the second-，third- and fourth- harmonic frequencies (2.02, 3.01，3.99 
GHz), were well above 40 dB. Inside the fundamental band, the divider was found to 
exhibit an insertion loss of 3.25 土 0.02 dB, minimum return loss (both input and 
output) and port isolation of 20 dB，over a fractional bandwidth of about 25%. The 
output phase difference (Figure 5.11) was found to be negligibly small, except at 
frequencies well above the second-harmonic band. It is believed that the small 
discrepancies between the simulated and measured results were mainly caused by the 




The design and implementation of a novel power divider with enhanced suppression 
bandwidth has been described in this chapter. The proposed configuration does not 
require backside etching or lumped reactive component, and allows compact and low 
cost solution to be constructed. It offers several advantages including: (a) simple 
structure with moderate line impedance (30 - 90 Q), (b) flexible layout with an 
occupied area of approximately Xg/8 x (c) a fundamental bandwidth of almost 
25%, and (d) enhanced spurious attenuation (> 25 dB) over an octave frequency range 
with the presence of three controllable transmission zeros. This design can easily be 
scaled up in frequency due to the adoption of microstrip lines of moderate impedance. 
More design examples (e.g. meander structure; enhanced stop-band response) are 
illustrated in Appendix 2, and a brief summary of some previously reported designs is 
given in Appendix 3. 
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Chapter 6: New 2-way Unequal 
Power Divider Design with Dual-
harmonic Rejection 
This chapter presents a novel design of unequal power divider with dual-harmonic 
rejection. Closed-form design formulas are made available for circuit parameter 
extraction. The proposed circuit features simple construction and wide spurious 
suppression bandwidth. Simulated and experimental results of a fabricated prototype 
implemented on microstrip are given for validation. 
6.1 Proposed Topology 
Figure 6.1 shows the schematic diagram of the proposed power divider, which 
consists of four branch-line sections, an open stub and a resistor. All electrical lengths 
are specified at the fundamental frequency Structurally speaking, it is similar to 
the one described in Chapter 4 but it is asymmetric in structure for unequal power 
division. By the proper selection of the line impedances and electrical lengths, the 
proposed circuit is made to offer both unequal dividing ratio and dual-harmonic 
rejection capabilities. For analysis purposes, it is further assumed that the two output 
ports are terminated by Rl and I^R^. Moreover, the input stub is designed to exhibit a 
low impedance value at 3 To for third-harmonic suppression. Under the conditions that 
the input power is divided unequally between the two output loads, with a power 
dividing ratio ofl^{k> 1) and zero power dissipation in R，the following relation can 
thus be established. 






7 冗 ^ > 
• ^C < R 




Figure 6.1 Proposed unequal power divider with harmonic rejection 
6.2 Design and Analysis 
The circuit representation of the proposed power divider evaluated at If^ is illustrated 
in Figure 6.2. It can also be shown that the two output ports appear as virtual grounds 
(厂2 = Fs = 0) due to the presence of the two open stubs, which lead to rejection of 
second harmonic band. 
—— ~ ^ 
Z 卩 没 t 1 7 n ,二0 “ 
^ 2 = 0 A y 
• 
牟 
V p- 7 ^ 
‘ z , , 20 1 = 0 
I 1 _ _ ^ 
A • 
F,=0丄 厂 
Figure 6.2 Circuit representation of the proposed divider evaluated at 2/o 
If the two output ports (Figure 6.1) are excited by a pair of in-phase signals (voltage 
ratio of 1)，the proposed divider circuit may be reduced to the one shown in Figure 6.3. 
Under the ideal return loss and port isolation conditions, we have: 
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众2 f iY \ 
5^0+乎 + 凡 tan 没 
念 偶 义 0 _ 
L 7 . + - 7 tan(9 





^ l + A l z U 
Figure 6.3 Equivalent circuit with in-phase excitation 
By equating the real part and imaginary parts of (6.2), one obtains 
^ ^ + = (6.3) 
警 尸 警（6.4) 
Figure 6.4 shows the equivalent circuit of the power divider (Figure 6.1) with a pair of 
anti-phase excitation (voltage ratio of -k^). By the principles of superposition and 
reciprocity, the combined voltage appearing at the input port is virtually zero (Fi). 
Subsequently, by the enforcement of the ideal port isolation and return loss 
requirements, the output admittance of the resulting network can therefore be 
expressed as: 
—=-jY. cote + Y, (6.5) 
Similarly，the real and imaginary parts of (6.5) may be equated to give: 
n y 
r 声 " （6.6) 
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cot (9 + i i ^ = RJ,"- (6.7) 
Rl 
Port 2 ~ R, 
hWVVS 
,0 7 K jR 丄 
^ 1 > ~T" 
4 1 + ^2 
Figure 6.4 Equivalent circuit with anti-phase excitation 
Consequently, by solving (6.1)，(6.3) - (6.4) and (6.6) - (6.7), the circuit parameters 
of the proposed design can thus be derived as: 
1 l + 
a= , \ (6.8) 
丄 f r ^ - i ) (6.9) 
a U +众 ) 
T S T ^ m + Y � • 彳 2 7 - 1 (6.10) 
“ � s - i � f 周 （6.11) 
1 a : — — R L (6.12) 
a 
r = ^ < \ + (6.13) 
Rl 
It can be seen that the circuit variables (Zi, Z2，Za, Zr , Zq, 0) are function of I^, R and 
Rl only. 
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6.3 Simulation Study 
Figure 6.5 shows the variation of computed line impedance versus with fixed Rl 
and R. The maximum dividing ratio is mainly limited by the available impedance 
range (20 - 130 Q) to around 4. The simulated frequency responses of two illustrative 
circuits {J^  二 2) with i^ L = 50 n , = 82 a and = 40 Q, = 180 Q were depicted in 
Figure 6.6. The results indicate that an enhanced spurious suppression can be 
achieved by the adoption of a larger value of Z2 (or ZB). 
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Figure 6.6 Simulated frequency responses (power dividing ratio of 2) 
6.4 Experimental Verification 
For verification, a 2:1 power divider designed to operate at 1 GHz was prototyped and 
characterized. Based on the impedance limit (< 90 Q) of the processing facility, the 
two circuit parameters ( R l and R) were carefully chosen with an aim to enhance the 
spurious suppression. The resulting design parameters were shown in Table 6.1. 
50 Q ^ 44.6 n 8 9 . 2 ^ ^ 3 3 . 3 ^^  109° 
Table 6.1 Circuit parameters of the prototype 
Figure 6.7 shows the top view of the layout with a core area (excluding output 
impedance transformer) of approximately Xg/6 x Xg/4. It was fabricated on Duroid 
substrate with a dielectric constant of 3.38 and thickness of 0.813 mm. Scattering 
parameter measurements were performed using a 4-port network analyzer (Agilent 
E5071A) over the frequency range from 0.5 to 3.5 GHz. Figure 6.8 shows the 
simulated (EM) and measured performance of the divider. These results indicate that 
a wide spurious suppression bandwidth (1.75 - 3.32 GHz) has been achieved with a 
minimum attenuation o f - 14 dB. The attenuation levels, evaluated at 2.0 and 3.0 GHz, 
were both greater than 30 dB. Within the fundamental band, the divider was found to 
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exhibit a 知 of - 1.98 士 0.1 dB ( - 1.76 dB in ideal case); a ^31 o f - 5.10 士 0.1 dB ( -
4.77 dB in ideal case); minimum input/output return loss of -15 dB and minimum 
port isolation of - 25 dB over a fractional bandwidth of about 15 %. Excellent 
agreement between the simulated and measured results was also observed. 
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Figure 6.8 Measured S-parameters: (a) input return loss and port isolation, (b) & (c) output 
return loss and insertion loss 
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6.4 Summary 
The design and implementation of a novel power divider with unequal dividing ratio 
and dual-harmonic rejection has been presented. This circuit is simple to construct 
and requires no complex structures such as DGS and multi-layer substrate. Excellent 
results have been demonstrated, which includes low insertion loss and wide spurious 
suppression bandwidth. 
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Chapter 7: New 3-way Power Divider 
Design with Multi-harmonic Rejection 
This chapter introduces a novel 3-way microwave power divider design with 
harmonic suppression. Details of design concepts and mathematical analyses are 
discussed. A 1 GHz divider circuit is designed, fabricated and measured for 
verification. 
7.1 Proposed Topology 
Figure 7.1 shows the schematic diagram of the proposed power divider. It is based on 
the power recombination method (Chapter 3) which basically consists of a 1:1 power 
divider and two 2:1 power dividers. Each power divider is composed of four branch-
line sections and an isolation resistor. An open stub is connected to the input port of 
the 2:1 power divider. Unlike the conventional designs, the output ports are shifted 
away from the isolation resistor by the insertion of the extended arms (ZB, ZI, 2ZI) for 
increased layout flexibility and reduced proximity effect. These extended arms are 
also responsible for the rejection of 2 " � a n d harmonic bands. The open stub is 
introduced for harmonic band suppression. For increased design freedom, 
transmission lines (Zc) are inserted between divider stages for impedance 
transformation. As a result, the transformed load admittance (= X + jY) of the first 
divider is related to the input admittance (= G + jB) of the second stage via the 
transmission line equation: 
X + = � 7 五 + 广 c f (7.1) 
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Figure 7.1 Circuit configuration of proposed 3-way power divider 
7.2 Design and Analysis 
For analysis purposes, Figures 7.2 and 7.3 show the odd- and even-mode circuits of 
the two divider stages (1:1 and 2:1). By the enforcement of the ideal return loss and 
port isolation conditions, the various admittances of the even- and odd-mode circuits 
(2:1 power divider) are derived and expressed by the following equations: 
y � — 凡 cot 没 （7.2) 
G.JB=h r 。 ” y - l ) y i ” . y 2 t a n 0 + 厚 ( 7 . 3 ) 
By equating the real and imaginary parts of (7.2), the circuit parameters of the second 
divider stage can now be obtained as a function of Z\ and Z2，as indicated by (7 .4 ) -
(7.5). 
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Figure 7.3 2:1 power divider: (a) odd- and (b) even-mode 
Meanwhile, the value ofX+yTare obtained from (7.3) and (7.1). By applying even-
/odd-formulation to the first power divider (1:1)，the following relationship can be 
established: 
= (7.6) 
= + (7.7) 
The real and imaginary parts of (7.6) & (7.7) are equated to give: 
X R J ^ - 2(7 + Y^  cot (j)) = 27^ (7.8) 
IX + R A (7 + Y^ cot (j)、= R^Yl (7.9) 
2 X 7 ^ - ( 7 - = Y J , (7 .10) 
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27^ ( r — ) + J^ r� t an z^J = tan ^ zi (7.11) 
Consequently, by solving (7.8)-(7.11), the circuit parameters of the 1:1 divider can 
simply be obtained in terms of Zand Fas follows: 
^ — 1 - I T o 土炉 YO' +{2X-Y,F] 
” = ^ ^ ( ) 
丄 二 
Z , i 2 2 X - 7 o 
^ = (7.15) 
^ 2 [ 2 X - Y , � 
7.3 Simulation Study 
For the study of the optimal selection of the free variables, a series of simulations 
have been performed based upon ideal circuit elements. For illustration, Figure 7.4 
shows the simulated frequency responses of power dividers designed with two sets of 
circuit parameters (Table 7.1). These results reveal that there exists some trade-off 
between line impedance value (30 ^ 90 Q) and spurious suppression performance. 
Design A Design B 
^ 30^2 40 Q 
Selected 46 n 42 Q 
variables ^ ^ 
Zc 50 a 
a ^ 20。 
^ 45 .3 A 55 .4 Q 
31.8 a 37 .5 a 
Computed -中 n ^ 1113° 
parameters ——q ^ ^ — 
~ ~ R I 167.4 Q 160.3 Q 
RI 70 .3 Q 106.5 Q. 
Table 7.1 Circuit parameters of design examples 
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Figure 7.4 Simulated responses of the proposed divider: (a) Design A; (b) Design B 
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7.4 Experimental Verification 
For experimental verification, a power divider designed to operate at 1 GHz (Design 
A) was prototyped and characterized. The circuit was fabricated on Duriod substrate 
with a dielectric constant of 3.38 and thickness of 0.813 mm. Figure 7.5 shows the top 
view of the fabricated circuit with a core area of approximately ？tg/4 by XJA. Surface 
mounted resistors of 160 Q {R\) and 68 Q. (R2) were selected. Scattering parameter 
measurements were performed using a 4-port network analyzer (Agilent E5071A). 
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Figures 7 .6 -7 .10 give the simulated (EM) and measured performance of the divider. 
These results indicate that a wide spurious suppression bandwidth (1.8 4.3 GHz) 
has been achieved with a minimum attenuation of -20 dB. The attenuation levels, 
evaluated at 2.0，3.0 and 4.0 GHz, were all better than -30 dB. Within the 
fundamental band (0.8 <-> 1.1 GHz), the divider was found to exhibit an insertion loss 
of-5.00 士 0.15 dB (ideal value = -4.77 dB), minimum input/output return loss o f -15 
dB and minimum port isolation of -20 dB over a fractional bandwidth of about 30 %. 
Excellent agreement between the simulated and measured results was also observed. 
Output phase difference (Figure 7.10) was found to be negligibly small over the 
fundamental band. The slight discrepancies between the simulated and measured 
results were believed to be caused by the fabrication tolerances as well as the parasitic 
effects of junction discontinuities and surface-mounted resistors. 
7.4 Summary 
In this chapter, a novel 3-way power divider topology with multi-harmonic rejection 
capability has been presented. It offers several advantages including simple structure, 
flexible layout design, and requires minimum number of isolation resistors. The 
proposed circuit does not require backside etching, bond-wire or multi-layer substrate. 
Excellent performances have been demonstrated including low insertion loss (less 
than 0.3 dB), high port isolation and wide spurious suppression bandwidth. 
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Chapter 8: Conclusion 
Due to the rapid development of wireless communication technology in the past 
decade, mobile devices such as mobile phones, notebooks and tablet PCs become 
indispensable in modem society. In order to satisfy the increasing demand for lower 
system cost, the realization of multi-functional and compact RF devices has become 
an attractive solution for industry and research topic for academics. 
Power dividers, as a basic component, are widely used in microwave and millimetre-
wave systems including antenna arrays, power amplifiers, mixers, etc. Due to the 
presence of spurious and harmonic responses, these dividers are normally employed 
in conjunction with separate low-pass or harmonic reject filters. Recently, different 
configurations have been proposed to combine harmonic filter and power divider into 
a single device. Unfortunately, these solutions are either complex in structure (DGS, 
multi-layer) or require reactive lumped component. Furthermore, none of these 
circuits can operate with unequal power split or multiple outputs. 
In this research, several new power divider designs with enhanced spurious rejection 
have been introduced and rigorously analysed. In addition, these dividers are simple 
in structure, compatible with conventional PCB fabrication technology, compact size 
and multi-functional. The major innovations of this work include: 
1. The development of a two-way power divider with equal power division, low 
spurious response and source/ load impedance transformation. 
2. The development of a compact power divider with wide stop-band bandwidth. 
3. The first power divider with unequal power dividing ratio and dual-harmonic 
rejection capabilities. 
4. The first 3-way power divider with three transmission zeros over the upper stop-
band. It is a compact and planar design with excellent port isolation and minimal 
number of resistors. 
Possible areas for future investigation include power divider with variable dividing 
ratio or reconfigurable capabilities; further reduction in size; and multi-band operation. 
Explicit closed-form design formulas are developed for the realization of the proposed 
configurations and to reduce the effort in circuit tuning. 
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Appendix 1 ： ABCD Parameters of Some 
Useful Two-port Circuits 
Circuit ABCD Parameters 
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Table Al . l ABCD Parameters of Some Useful Two-port Circuits 
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Appendix 2: More Designs of Proposed 
Configuration in Chapter 5 
In this Appendix, more designs using the configuration in Chapter 5 (Example 1) will 
be discussed. These designs include the miniaturized version using meandered lines; 
design with improved attenuation in stop-band, and prototype with operating 
frequency of 2 GHz. Both simulated and measured results will be shown. 
A2.1 Miniaturized version of Example 1 
The circuit parameters are summarized in Table A2.1, and the photograph of the 
prototype is shown in Figure A2.1. The circuit size is reduced by about 30 % in 
compared to the one described in Chapter 5，with only a slight degradation in 
performance. Figures A2.2 - A2.6 show the simulated (EM) and measured 
performance of the prototype. An octave stop-band bandwidth (1.89 - 4.18 GHz) has 
been achieved with a minimum attenuation of 24 dB. The suppression levels, 
evaluated at the second-，third- and fourth- harmonic frequencies (1.97, 2.96，4.03 
GHz), were well above 35 dB. Inside the fundamental band, the divider was found to 
exhibit an insertion loss of 3.22 士 0.1 dB, minimum return loss (both input and 
output) and port isolation of 20 dB, over a fractional bandwidth of about 25%. The 
output phase difference (Figure A2.6) was found to be negligibly small. 
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Table A2.1 Circuit parameters of the prototype 
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A2.2 Design with improved stop-band response 
A modified design (Chapter 5) with enhanced stop-band response is prototyped by 
shifting the locations of the transmission zeros {y/ = 32.1� ) . The circuit parameters are 
summarized in Table A2.2. The layout of the prototype is shown in Figure A2.7. 
Figures A2.8 - A2.12 present the simulated (EM) and measured performance of the 
prototype. Figure A2.8 indicates that an octave stop-band bandwidth (1.92 - 4.23 
GHz) has been achieved with a minimum attenuation of 28 dB. The suppression 
levels，evaluated at the second-，third- and fourth- harmonic frequencies (1.98, 2.79, 
3.98 GHz), were well above 40 dB. Inside the fundamental band, the divider was 
found to exhibit an insertion loss of 3.2 士 0.04 dB, minimum return loss (both input 
and output) and port isolation of 20 dB, over a fractional bandwidth of about 20%. 
The output phase difference (Figure A2.12) was found to be negligibly small. 
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Table A2.2 Circuit parameters of the prototype 
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A2.3 Design of prototype with 2 GHz operating frequency 
In order to investigate the parasitic effects of the proposed circuit with higher 
operating frequency, a 2 GHz design was fabricated and measured. The circuit 
parameters of this design are the same as those listed in Table A2.1. Figure A2.13 
illustrated the photograph of the prototype. Figures A2.14 - A2.18 present the 
simulated (EM) and measured performance of the prototype. Figure A2.14 indicates 
that an octave stop-band bandwidth (3.85 - 8.45 GHz) has been achieved with a 
minimum attenuation of 24 dB. The suppression levels, evaluated at the second-， 
third- and fourth- harmonic frequencies (4.00, 6.04, 8.05 GHz), were well above 40 
dB. Inside the fundamental band, the divider was found to exhibit an insertion loss of 
3.19 土 0.04 dB，minimum return loss (both input and output) and port isolation of 20 
dB, over a fractional bandwidth of about 25%. The output phase difference (Figure 
A2.12) was found to be negligibly small. 
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